

11002 U.S. PTO
10/043458
01/09/02

PATENT NUMBER and
ISSUE DATE

U.S. UTILITY Patent Application

APPL NUM 10043458	FILING DATE 01/09/2002	CLASS 716	SUBCLASS	GAU 2825	EXAMINER <i>hclm</i>
**APPLICANTS: Teng Chin-Chi; Dai Wei-Jin;					
**CONTINUING DATA VERIFIED:					
BEST AVAILABLE COPY					
** FOREIGN APPLICATIONS VERIFIED:					
PG-PUB		DO NOT PUBLISH <input checked="" type="checkbox"/>		RESCIND <input type="checkbox"/>	
Foreign priority claimed		<input type="checkbox"/> yes <input type="checkbox"/> no		ATTORNEY DOCKET NO	
35 USC 119 conditions met		<input type="checkbox"/> yes <input type="checkbox"/> no		SILI 2282	
Verified and Acknowledged Examiners's initials					
TITLE : Clock tree synthesis for a hierarchically partitioned IC layout					

U.S. DEPT. OF COMM / PAT. & TM-PTO-4361 (Rev. 12-94)

NOTICE OF ALLOWANCE MAILED		CLAIMS ALLOWED	
		Total Claims	Print Claim for O.G.
ISSUE FEE		DRAWING	
Amount Due	Date Paid	Sheets Drwg.	Figs. Drwg.
		Print Fig.	
<input type="checkbox"/> TERMINAL DISCLAIMER		Application Examiner	
		PREPARED FOR ISSUE	
WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368, Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.			

FILED WITH: ☐ DISK (CRF) ☐ CD-ROM
(Attached in pocket on right inside flap)